


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	500			
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.52		
Q _g (Max.) (nC)	52			
Q _{gs} (nC)	13			
Q _{gd} (nC)	18			
Configuration	Single			





N-Channel MOSFET

FEATURES

• Low Gate Charge Q_g results in Simple Drive Requirement



COMPLIANT

- Improved Gate, Avalanche and Dynamic dV/dt RoHS Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- · Lead (Pb)-free Available

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- · High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

- Two Transistor Forward
- · Half and Full Bridge
- · Power Factor Correction Boost

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)		
Lead (Pb)-free	IRFS11N50APbF	IRFS11N50ATRRPbF ^a	IRFS11N50ATRLPbF ^a		
	SiHFS11N50A-E3	SiHFS11N50ATR-E3ª	SiHFS11N50ATL-E3 ^a		
SnPb	IRFS11N50A	-	IRFS11N50ATRL ^a		
	SiHFS11N50A	-	SiHFS11N50ATL ^a		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, u	nless otherw	vise noted				
PARAMETER			SYMBOL	LIMIT	UNIT		
Gate-Source Voltage			V _{GS}	± 30	V		
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	- I _D -	11			
		$T_{C} = 100 ^{\circ}C$		7.0	А		
Pulsed Drain Current ^a			I _{DM}	44			
Linear Derating Factor				1.3	W/°C		
Single Pulse Avalanche Energy ^b			E _{AS}	275	mJ		
Repetitive Avalanche Current ^a			I _{AR}	11	А		
Repetitive Avalanche Energy ^a			E _{AR}	17	mJ		
Maximum Power Dissipation	T _C = 25 °C		PD	170	W		
Peak Diode Recovery dV/dt ^c			dV/dt	6.9	V/ns		
Operating Junction and Storage Temperature Range			T _J , T _{stq}	- 55 to + 150	- °C		
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	7		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 19 mH, R_G = 25 Ω , I_{AS} = 5.5 A (see fig. 12). c. I_{SD} \leq 5.5 A, dI/dt \leq 90 A/µs, V_{DD} \leq V_{DS}, T_J \leq 150 °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RA	TINGS								
PARAMETER	SYMBOL	TYP. MAX.			UNIT				
Maximum Junction-to-Case (Drain)	R _{thJC}	- 0.75 0.50 -							
Case-to-Sink, Flat, Greased Surface	R _{thCS}				°C/W				
Maximum Junction-to-Ambient	R _{thJA}	- 62							
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherv	vise noted							
PARAMETER	SYMBOL	TES	T CONDITI	ONS	MIN.	TYP.	MAX.	UNIT	
Static	•	•							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	= 0 V, I _D = 2	250 μΑ	500	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C,	I _D = 1 mA	-	0.060	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$			2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 30 V			-	-	± 100	nA	
Zero Gate Voltage Drain Current		$\frac{V_{DS} = 500 \text{ V}, \text{ V}_{GS} = 0 \text{ V}}{V_{DS} = 400 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}}$		_S = 0 V	-	-	25	μA	
Zelo Gale Voltage Drain Current	IDSS			′, T _J = 125 °C	-	-	250		
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D	= 6.6 A ^b	-	-	0.52	Ω	
Forward Transconductance	g fs	V _{DS}	= 50 V, I _D =	6.6 A	6.1	-	-	S	
Dynamic									
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$			-	1423	-	-	
Output Capacitance	C _{oss}	V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	208	-			
Reverse Transfer Capacitance	C _{rss}			-	8.1	-			
·		V _{DS} =) V, f = 1.0 MHz	-	2000	-	pF	
Output Capacitance	C _{oss}	$V_{GS} = 0 V$	$V_{DS} = 400$	0 V, f = 1.0 MHz	-	55	-	1	
Effective Output Capacitance	C _{oss} eff.		$V_{DS} = 0$) V to 400 V ^c	-	97	-		
Total Gate Charge	Qg				-	-	52		
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	I _D = 11 /	I _D = 11 A, V _{DS} = 400 V	-	-	13	nC	
Gate-Drain Charge	Q _{gd}	seet		see fig. 6 and 13 ^b	-	_	18		
Turn-On Delay Time					-	14	-		
Rise Time	t _{d(on)} t _r	V _{DD} = 250 V, I _D = 11 A R _G = 9.1 Ω, R _D = 22 Ω, see fig. 10 ^b			35	-	-		
Turn-Off Delay Time	t _{d(off)}				32	-	ns		
Fall Time	t _f				28	_			
Drain-Source Body Diode Characteristic	1		-			20			
Continuous Source-Drain Diode Current		MOSFET symbol showing the integral reverse p - n junction diode		_ ID	_	_	11		
	I _S					_		А	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	44			
Body Diode Voltage	V _{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 11 \ A, \ V_{GS} = 0 \ V^b$		-	-	1.5	V		
Body Diode Reverse Recovery Time	t _{rr}			-	510	770	ns		
Body Diode Reverse Recovery Charge	Q _{rr}	- T _J = 25 °C, I _F = 11 A, dI/dt = 100 A/µs ^b			-	3.4	5.1	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-or				ninated by	/ L _S and I	_D)	

Notes


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.

c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising fom 0 to 80 % V_{DS} .



Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area







Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform




Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91286.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.